

Flyback PWM Controller with Integrated Active Clamp Circuit

Features

- Integrated UHV Active Clamp FET, Active Clamp Driver and Start-up LDO
- Capable of Over 93% Efficiency
- Flat Efficiency Across Universal (90-265VAC) Input Voltage and Load
- Tight Switching Frequency Regulation for Improved Input EMI Filter Utilization
- Up to 140kHz Switching Frequency Operation
- OptiMode™ Cycle-by-Cycle Adaptive Digital Control
- Multi-Mode Operation (Burst mode, QR, VMS)
- Fractional Valley Mode Switching for low EMI
- Self-Tuning Valley Detection
- OTP, OVP, OCP, OOPP and OSCP Protections
- <50mW No Load Power Consumption
- Up to 60W Output Power
- 16-pin SOIC package

Applications

- High Power Density AC/DC Power Supplies
- High Efficiency Power Adapters
- USB-PD/QC AC/DC Power Adapters
- Battery Chargers for Mobile Devices

Application Diagram




Figure 1. Active Clamp Flyback Controller

Product Description

The SZ1105 is an Active Clamp Flyback (ACF) PWM Controller that integrates an adaptive digital PWM controller and the following UHV components: active clamp FET, active clamp driver and a start-up LDO.

The device provides ease-of-design of a simple flyback controller with all the benefits of an ACF design, including recycling of the leakage inductance energy of the flyback transformer and limiting the primary FET drain voltage spike during the turn-off events. Employing Silanna's OptiMode™ digital control architecture, the SZ1105 adjusts the device's mode of operation on a cycle-by-cycle basis to maintain high efficiency, low EMI, fast dynamic load regulation and other key power supply parameters in response to varying line voltage and load.

Proprietary modes of operation minimize switching losses and reduce EMI. Furthermore, the switching frequency is confined within a tight frequency band for simplified EMI filtering. In addition, adaptive digital control of active clamp operation enables near ZVS turn-on of the primary FET and clamps the drain voltage during the turn-off, thus further improving efficiency and reducing EMI.

Unlike conventional ACF designs, tight tolerances of the clamp capacitor and leakage inductance values are not required for proper operation of the circuit in high volume production. Moreover, a small 3nF clamp capacitor is sufficient to realize the benefits of ACF operation. The SZ1105 is well suited for high efficiency and high-power density AC/DC power adapters. The device is designed for up to 60W output power, including USB-PD and Quick Charge.

The SZ1105 is available in a space saving SOIC-16 pin package.

SZ1105 Pinout




Figure 2. SZ1105, SOIC16-2L, 1.27 mm Pitch Package Pinout - Top View

SZ1105 Pin Descriptions

Pin#	Name	Voltage Category (Vdc)	Description
1	CLAMP	UHV (620V)	Drain of Active Clamp (ACL) FET. Connect through a clamp capacitor to VBULK
3	SW	UHV (620V)	Switching node. Connect to transformer primary and Drain of the Primary N-FET
4	BOOT_CL	UHV (620V)	Bootstrap supply input for internal ACL FET driver. Connect a bootstrap diode from V5OUT to BOOT_CL and a bootstrap capacitor from SW node
6	GND	LV (0)	Power ground pin for the IC. Connect to GND
7	V10	LV (10V)	Supply voltage input, 9.6V nominal
8	GATE	LV (10V)	Gate driver output for Primary N-FET (refer to V10)
9	TEMP	LV (5V)	External NTC temperature sensor input
10	DGND	LV (0)	Digital ground. Connect to GND
11	ISNS	LV (5V)	Current sense input. Connect to the positive terminal of the current shunt resistor
12	FB	LV (5V)	Output voltage error input (feedback). Connect to the Optocoupler collector and pull up to V5OUT
13	V5OUT	LV (5V)	Output and decoupling pin for the internal +5V supply
14	VAUX_S	LV: (5V)	Auxiliary winding sense input for QR operation. Connect the auxiliary positive terminal to this pin via a resistor divider
15	VBULK_S	LV: (5V)	VBULK sense input. Connect to the rectified input voltage (VBULK) via a resistor divider
16	CLMP_S	LV: (5V)	Active Clamp sense input. Connect to CLMP via a resistive divider

SZ1105 Typical Application Circuit




Figure 3. Typical Application Circuit of an Active Clamp Flyback Converter using SZ1105

* Discrete regulator is required for applications where the output voltage may vary over a wide range as may be the case with USB-PD (5-20V) and Quick Charge (5-12V); may not be required for fixed output voltage.

* Removing R_{1c} and R_{2c} resistors and connecting CLMP_S pin to V5OUT pin results in conducted EMI suppression above 2 MHz with a minimal efficiency penalty (~0.1%).

* Schottky diode, D_{sc} is only required for latch mode devices, to ensure the voltage difference between V10 and V5OUT will never fall below the Schottky diode voltage drop (-0.3V), protecting the internal devices of SZ1101, during bulk capacitor, C_{bulk} discharge. SZ1101 may get damaged if D_{sc} is not present during such events.

SZ1105 Product Ordering Information

Part Number	Feature	Package	Shipping Method
SZ1105-01	Latched Mode Fault Protection	16-pin SOIC ¹	5,000 pcs Tape & Reel
¹ 16-pin package with two pins removed			

SZ1105 SOIC Package Dimensions

COMMON DIMENSION			
SYMBOL	MINIMUM	NOMINAL	MAXIMUM
A	-	-	1.75
A1	0.10	-	0.25
A2	1.30	-	1.50
b	0.33	-	0.51
b1	0.21	-	0.48
c	0.19	-	0.25
c1	0.10	-	0.23
D	9.80	-	10.01
E	5.80	-	6.20
E1	3.84	-	3.99
e	1.27 BSC		
e1	2.54 BSC		
L	0.51	-	0.76
L1	1.05 REF		
θ	0 degree	-	8 degree
θ1	7 degree REF		
aaa	0.10		
bbb	0.20		
eee	0.10		
N	14 (16-2)		

- NOTE:
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
 2. DIMENSIONS IN MILLIMETERS (ANGLES IN DEGREES)
 3. DIMENSION D DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.15mm PER END. D AND E1 DIMENSIONS ARE DETERMINED AT DATUM H.
 4. THE PACKAGE TOP MAY BE SMALLER THAN THE PACKAGE BOTTOM. DIMENSION D AND E1 ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY EXCLUSIVE OF MOLD FLASH, TIE BURRS, GATE BURRS AND INTERLEAD FLASH, BUT INCLUDING ANY MISMATCH BETWEEN THE TOP AND BOTTOM OF THE PLASTIC BODY.
 5. DATUMS A & B TO BE DETERMINED AT DATUM H.
 6. THE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10 TO 0.25mm FROM THE LEAD TIP.
 7. THE CHAMFER FEATURE IS OPTIONAL. IF IT IS NOT PRESENT, THEN A PIN 1 IDENTIFIER MUST BE LOCATED WITHIN THE INDEX AREA INDICATED
 8. DIMENSION "b" DOES NOT INCLUDE THE DAMBAR PROTRUSION. THE DAMBAR MAY NOT BE LOCATED ON THE LOWER RADIUS OF THE FOOT.




Figure 4. SZ1105 Package Dimensions – SOIC16-2L



Silanna Semiconductor Proprietary and Confidential
 Information furnished by Silanna Semiconductor is believed to be accurate and reliable. However, no responsibility is assumed for its use. Silanna Semiconductor makes no representation that the interconnection of its circuits as described herein will not infringe on existing patents rights.

4795 Eastgate Mall, Suite 100, San Diego, CA 92121
 Toll Free: (888) 637-3564 | Fax: (858) 373-0437 | www.silannasemi.com